Nine Channel Mid-Power Bipolar Pulse Generator Based on a Field
  Programmable Gate Array by Haylock, Ben et al.
ar
X
iv
:1
60
6.
08
51
2v
1 
 [p
hy
sic
s.i
ns
-d
et]
  2
7 J
un
 20
16
Nine Channel Mid-Power Bipolar Pulse Generator Based on a Field
Programmable Gate Array
Ben Haylock,1, 2, a) Francesco Lenzini,1, 2 Sachin Kasture,1, 2 Paul Fisher,1, 2 Erik W. Streed,1, 3 and Mirko
Lobino1, 2
1)Centre for Quantum Dynamics, Griffith University, Brisbane, Australia
2)Queensland Micro and Nanotechnology Centre, Griffith University, Brisbane,
Australia
3)Institute for Glycomics, Griffith University, Gold Coast, Australia
(Dated: 28 December 2017)
Many channel arbitrary pulse sequence generation is required for the electro-optic reconfiguration of optical
waveguide networks in Lithium Niobate. Here we describe a scalable solution to the requirement for mid-
power bipolar parallel outputs, based on pulse patterns generated by an externally clocked field programmable
gate array (FPGA). Positive and negative pulses can be generated at repetition rates from up to 80 MHz with
pulse width adjustable in increments of 1.6 ns across nine independent outputs. Each channel can provide
1.5W of RF power and it can be synchronised with the operation of other components in an optical network
such as light sources and detectors through an external clock with adjustable delay.
High speed pulse pattern generators are crucial elec-
tronics in many experiments including pump-probe
systems1, optical and electronic modulation, and elec-
tronic testing. Electro-optically reconfigurable optical
networks are used for fast light manipulation in opti-
cal communication2 and quantum optics3–5 applications.
In particular, large reconfigurable optical networks over
multiple spatial modes require the use of several high
speed electro-optically reconfigurable devices that need
to be driven by synchronised many channel bipolar pulse
patterns.
Commercially available pulse pattern generators are
generally either inflexible or very expensive per channel,
making the cost of driving more than four independent
electro-optic devices infeasible. Our design, initially in-
tended for driving a waveguide network of electro-optic
switches in Lithium Niobate6, offers a low-cost, flexi-
ble platform capable of delivering nine high speed, 1.5W
pulse patterns. We expect the versatility of the device to
allow adaptation for other experiments.
Our key design parameters were:
1. 10-80 MHz bipolar pulses
2. 3.5-12.5 ns adjustable pulse width with step size of
1.6 ns
3. Nine synchronised channels
4. Variable power output from 10 mW to 1.5 W
5. External clocking with controlled delay
Rectangular pulses are required by our application with
adjustable pulse width to suit the specific pulsed master
laser used for the electro-optic switches. We require in-
dependently variable positive and negative voltages of
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greater than 10 V to ground across a 50 Ω resistive
load in each channel to maximise the performance of
the electro-optic switches by compensating for fabrica-
tion imperfections. Finally an external clock input with
a delay adjustable over at least one clock cycle enables
us to synchronise the driving pulses with components ex-
ternal to the waveguide network such as the repetition
rate of a master laser. As this electro-optic switch works
with a sub-nanosecond pulsed laser system, the wave-
form of the pulse generator during the off time of the
pulse does not affect the performance during the on time
of the laser. Many commercial and previously published
designs1,7–9 offer several of the required parameters, but
none so far offer all five in a single device. Here we re-
port on a design that satisfies all requirements based on a
field programmable gate array (FPGA), using the repro-
grammable memory and clock control available in such
devices.
I. PULSE PATTERN GENERATION
The pulse pattern generation consists of two parts:
an FPGA generates a synchronized train of 2.5V TTL
pulses that are subsequently amplified and/or inverted.
The components incorporated in the FPGA and used
for our application include static memory cells (SRAM),
reconfigurable logic elements (LE’s), and phase-locked
loops (PLLs) for complete clock control. Figure 1 shows
the scheme we use for arbitrary pulse pattern genera-
tion programmed into a Cyclone III FPGA starter kit
from Altera. The external clock is passed into a PLL
which generates the output frequency required to clock
the memory. The PLL also allows for a variable delay
as required to synchronise output pulses with the exter-
nal system. This clock is passed into a count-up counter
to cycle through addresses of the on-chip memory. An
M9K on-chip memory receives data for initialisation via
USB connection to PC. The resultant outputs from this
2FIG. 1. Components utilised in the Altera Cyclone III FPGA
to create a reprogrammable pattern pulse generator. M9K -
internal memory of the FPGA board, PR - Phase adjustment
relative to external clock, EXT CLK - external clock source,
CTRL - green control bus from counter for addressing mem-
ory. Red lines indicated clock lines, blue are intermediate
channel pulse patterns which are registered at the output of
the memory device. The length of the pulse train is limited
to the memory depth which can reach 28kbits for 18 interme-
diate channels,equivalent to a maximum sequence length of
350 µs at a clock rate of 80 MHz.
FPGA configuration are 2N intermediate channels con-
sisting of arbitrary digital pulse patterns. In our scheme
2N intermediate channels are necessary for N final out-
puts as the positive and negative pulses in each output
are created by one intermediate channel apiece. In our
implementation we create 18 synchronised intermediate
channels to deliver nine outputs. This configuration can
be programmed into a connected flash memory to ini-
tialise on device start-up, or can be reprogrammed from
a connected computer. Clocking the memory at multiples
of the required frequency allows for variable duty cycles,
however due to speed limitations of this device, it is not
feasible to clock the memory above 640MHz, limiting the
step size of the pulse width to 1.6 ns.
After TTL pulses are generated from the FPGA board,
bipolar amplified pulses are generated using the circuit
shown in Figure 2(a). Each intermediate channel con-
nects to a 10-2500MHz manually variable attenuator
composed of LAT-12+(DC-2.5 GHz, 12 dB) and RVA-
2500+ attenuators(both Minicircuits) before being com-
bined using a 180◦ two-way combiner(ZFSCJ-2-1+, Mini-
circuits, 1-500MHz). The RVA-2500+ is a voltage vari-
able attenuator which has a bandwidth of 10-2500MHz,
which limits the maximum pulse width of the device to
50 ns. The control voltage to the attenuator is manually
tuned using a potentiometer in a voltage divider. The
180◦ two-way combiner inverts one of the pulse trains
creating a bipolar pulse train at the output. These
(a) (b)
FIG. 2. Schematic(a) of the electronics required for the am-
plification and/or inversion of each output channel. Two sig-
nals from the FPGA are individually attenuated and com-
bined before being amplified to create a single bipolar output.
VATT- Variable attenuator, 2WC - Two Way Combiner. (b)
measured response of the signal at the input(blue) and out-
put(dotted red) of the amplifier showing the transition time
limitation imposed by the amplifier.
pulses are amplified using a 32dB, 1-500MHz, 1.5W lin-
ear amplifier10, chosen as it is the least expensive op-
tion to meet the key design parameters. We were not
limited by the amplifier noise figure in this application.
Figure 2(b) shows the measured bandwidth limitation of
the amplifier with a full range positive to negative transi-
tion taking 0.4ns longer in comparison to the unamplified
pulse. Nine independent synchronised outputs are imple-
mented in our design. This system could be scaled up to
36 outputs with the current FPGA board. The modular
nature of this design, with all components connected via
SMA cables, enables easy upgrade or replacement of in-
dividual components, allowing versatility in the final key
requirements of the pulse pattern. All software and PCB
designs are available online11.
Using this scheme we created positive and negative
pulses with pulse widths ranging from 3.5 ns to 12.5 ns.
The minimum width is limited by the speed of the FPGA
and the undriven response time of the amplifier. We show
this duty cycle range across seven of the parallel out-
put channels simultaneously. Measurements are shown in
Figure 3 and they are taken using a Tektronix MSO5204
oscilloscope with a 50 Ω termination. With 50 Ω termi-
nation the oscilloscope has a measurement range of ±5 V,
and as such each channel is attenuated by 12 dB to allow
for measurement, with the amplitude of the measured
voltage subsequently rescaled. As our oscilloscope has
only four channels the measurements are taken with a
common trigger, and the timing calibrated between sep-
arate measurements.
We next establish the core working principle of the
device, that of many independent synchronised outputs.
We demonstrate synchronisation by having two positive
pulses common between all nine channels. Independent
waveforms in each channel are demonstrated by having
a single negative pulse, spaced at different intervals for
each channel. Figure 4(a) shows this set of pulse patterns
after the 180◦ combiner but before amplification. This
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FIG. 3. One positive and one negative pulse spaced by 12.5ns,
with pulse widths ranging from 3.5 ns to 12.5 ns, and each
measurement taken on a different channel. Displayed pulse
sequence repeats at t=25 ns given a sustained clock input.
(a)
(b)
FIG. 4. Synchronised pulses across many parallel channels.
Each colour represents a different channel, with timing recon-
structed as described for Figure 3. Displayed pulse sequence
repeats at t=137.5 ns given a sustained clock input. (a) shows
the pulse train of five separate channels before the amplifier,
and (b) shows the amplified pulse trains output by all nine
channels. Measurements before the amplifier are taken with-
out attenuation.
test sequence involves 6.25 ± 0.3 ns pulses with a mini-
mum repetition time of 12.5 ns. Figure 4(b) shows the
amplified output pulses, displaying the distortion of the
pulses due to the bandwidth of the amplifier. These in-
dependent pulse trains are synchronous to within 1.2 ns.
This range in pulse widths is larger than the phase jitter,
which for all outputs is less than 300ps peak to peak. The
remainder of the asynchronicity is caused by different de-
lay times through both the FPGA to attenuator connec-
tions and the amplifier itself, with the pre-amplification
pulses have a temporal spread of up to 0.6 ns. This level
of synchronization is sufficient for our current require-
ments, however if necessary the delays could be compen-
sated by adding a digital delay lines or specific length
of cables between the 180◦ two-way combiner and the
amplifier.
II. IMPROVEMENTS AND CONCLUSION
Several changes or upgrades can be implemented in
the proposed design for specific applications. If design
flexibility is not required, the current system can be inte-
grated onto a PCB using surface mount components by
replacing the present amplifier. Using a system mount
implementation the timing mismatch between channels
could be reduced by matching track lengths. Suitable
amplifier replacement can be made by Gallium Nitride
amplifiers(e.g. NPA1003, Macom, 5W 20-1500MHz) for
achieving a higher speed and a higher power in a cost
effective manner. Pulse amplifiers(e.g. NPT2019, Ma-
com, 25W DC-6GHz) also offer a cost effective alterna-
tive with better pulse shape. Upgrading to a higher speed
FPGA will allow increases in the resolution in adjusting
the pulse width and inter-channel delay, as internal pro-
cesses can be clocked much faster. Furthermore, output
serialisation, available in many higher specification FP-
GAs, can be used to multiplex together many memory
devices can be used to increase the output pulse pat-
tern rate without an increase in the speed of the logic or
memory used1. Currently reconfiguration occurs via re-
programming of the FPGA, which could be improved by
changing the contents of the memory cells via an avail-
able high speed write input.
In summary we have demonstrated a 1.5 W nine chan-
nel synchronised pattern pulse generator capable of a
pulse repetition rate of 80 MHz with an adjustable pulse
width. The mid-range power and external clocking al-
low for its use as a driver for electro-optically controlled
devices for reconfigurable linear optical networks. Impor-
tantly the scalability and modular nature of the design
creates an adaptable platform for other applications re-
quiring high speed synchronised pulse patterns.
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